标签fpga - 这是页1 - GeneraCodice

Using a continous assignment in a Verilog procedure?

https://www.generacodice.com/cn/articolo/13701472/using-a-continous-assignment-in-a-verilog-procedure
  verilog  -  fpga  -  system-verilog
StackOverflow StackOverflow

UART RS-232 Transmitter

https://www.generacodice.com/cn/articolo/13641994/uart-rs-232-transmitter
  serial-port  -  vhdl  -  fpga
StackOverflow StackOverflow

VHDL code not running properly on Nexys2

https://www.generacodice.com/cn/articolo/13631206/vhdl-code-not-running-properly-on-nexys2
  vhdl  -  fpga
StackOverflow StackOverflow

Signal led cannot be synthesized, bad synchronous description?

https://www.generacodice.com/cn/articolo/13570384/signal-led-cannot-be-synthesized-bad-synchronous-description
  vhdl  -  fpga  -  xilinx
StackOverflow StackOverflow

Quartus Programmer II TCL flash *.pof file

https://www.generacodice.com/cn/articolo/13429579/quartus-programmer-ii-tcl-flash-pof-file
  tcl  -  fpga  -  quartus
StackOverflow StackOverflow

VHDL beginner - what's going wrong wrt to timing in this circuit?

https://www.generacodice.com/cn/articolo/13375414/vhdl-beginner-what-s-going-wrong-wrt-to-timing-in-this-circuit
  vhdl  -  fpga
StackOverflow StackOverflow

How to set up a git repository for an IDE-based project?

https://www.generacodice.com/cn/articolo/13142701/how-to-set-up-a-git-repository-for-an-ide-based-project
  git  -  ide  -  fpga  -  mplab  -  code-composer
StackOverflow StackOverflow

Is I2C master to Master communication possible?

https://www.generacodice.com/cn/articolo/13122514/is-i2c-master-to-master-communication-possible
  embedded  -  fpga  -  xilinx  -  i2c  -  digital-logic
StackOverflow StackOverflow

Use DCM for generate clock of 78 mhz from 100 mhz clock

https://www.generacodice.com/cn/articolo/13085599/use-dcm-for-generate-clock-of-78-mhz-from-100-mhz-clock
  clock  -  vhdl  -  fpga  -  xilinx
StackOverflow StackOverflow

Sinusoidal Pulse Width Modulation in FPGA Device - OK in Simulation, Unmodulated in Device

https://www.generacodice.com/cn/articolo/13045366/sinusoidal-pulse-width-modulation-in-fpga-device-ok-in-simulation-unmodulated-in-device
  verilog  -  simulation  -  fpga  -  modulation
StackOverflow StackOverflow
发现结果: 567
scroll top