Question

I'm working with ARM Cortex-A9 in a Zynq7020 and having problem with software generated interrupts.

When I generate (writing to the ICDSGIR register) a SGI in core ARM1 it is only triggered once and not again, more writes to ICDSGIR does not trigger the interrupt.

Generating a SGI in core ARM0 sent to ARM1 works fine but not ARM1 to ARM1.

Is there any special handling needed for SGI in the ISR? What could I have missed in the configuration?

Was it helpful?

Solution

You probably should mark the end of interrupt by writing the interrupt ID along with the target processor to the ICCEOIR register:

ICCEOIR register

Licensed under: CC-BY-SA with attribution
Not affiliated with StackOverflow
scroll top