What is the difference between == and === in Verilog?

StackOverflow https://stackoverflow.com/questions/5927615

  •  30-10-2019
  •  | 
  •  

Question

What is the difference between:

if (dataoutput[7:0] == 8'bx) begin

and

if (dataoutput[7:0] === 8'bx) begin

After executing dataoutput = 52'bx, the second gives 1, but the first gives 0. Why? (0 or 1 is the comparison result.)

No correct solution

Licensed under: CC-BY-SA with attribution
Not affiliated with StackOverflow
scroll top